UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/511,630	10/19/2004	Takanori Shimizu	NE297-PCT (US)	4085
21254 7590 02/07/2008 MCGINN INTELLECTUAL PROPERTY LAW GROUP PLLC			EXAMINER	
MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC 8321 OLD COURTHOUSE ROAD SUITE 200 VIENNA, VA 22182-3817	CHIEM, DINH D			
<del>-</del>	22182-3817		ART UNIT PAPER NUMBER	
			2883	
			MAIL DATE	DELIVERY MODE
			02/07/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

				A
Office Action Summary		Application No.	Applicant(s)	O
		10/511,630	SHIMIZU ET AL.	
		Examiner	Art Unit	
		ERIN D. CHIEM	2883	
Period fo	The MAILING DATE of this communication apports.  Or Reply	pears on the cover sheet with the	e correspondence address	
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICHEVER IS LONGER, FROM THE MAILING Dissions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Disperiod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION ATE OF THIS COMMUNICATION ATERNATION OF THE PROPERTY	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).	
Status				
1)⊠	Responsive to communication(s) filed on 13 N	lovember 2007.		
·	•—	s action is non-final.		
3)	Since this application is in condition for allowa			
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.	
Disposit	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) 1,5,6,8-12,15,16,18 and 21-24 is/are 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1,5,6,8-12,15,16,18 and 21-24 is/are Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.		
Applicat	ion Papers			
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The specification is objected to be specification to the specification is objected to be specification.	cepted or b) objected to by the drawing(s) be held in abeyance. Stion is required if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).	
Priority (	under 35 U.S.C. § 119			
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea See the attached detailed Office action for a list	ts have been received.  Its have been received in Application of the property documents have been rece to the property (PCT Rule 17.2(a)).	ation No ived in this National Stage	
2)	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) cr No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:	Date	

Application/Control Number: 10/511,630

Art Unit: 2883

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 4-9, 12-14, and 17-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Uchida (US 6,897,430 B2).

In terms of claims 1, 12, and 21-23 Uchida discloses an optoelectronic hybrid integrated module (Fig. 3) and a logic LSI (Fig. 4, 1103) wherein the optoelectronic hybrid integrated module includes: an optical device for converting one Of an optical signal into an electric signal and an electrical signal and an electrical signal into an optical signal (col. 3, lines 4-9 and col. 6, line 59 to col. 7 line 17); an input/output IC for drive-controlling the optical device (1201, 1208); and a transparent base material having electric wiring and light permeability (1205 upper clad; 1206 core; 1207 lower clad); wherein the optical device and the input/output IC are flip-chip mounted (1202) on a surface of the transparent base material; and wherein the electric wiring connects the optical device and the input/output IC so as to transfer an electric signal between them, and the electric wiring being positioned on a surface of the transparent base material (1104) opposite the surface where the optical device is mounted (since the optical device 1203, 1208) are spherical and are partially mounted within the substrate, examiner considers the electric wiring 1104 to be on the opposite surface of where the optical device is mounted), the

electric wiring being provided as a ground electrode and serving as an electromagnetic shield for the optical device and the input/output IC (col. 13, lines 24-30). Furthermore, the logic LSI controls an electric signal input into or output from the optoelectronic hybrid integrated module (col. 12, lines 48-49), and wherein the optoelectronic hybrid integrated module and the logic LSI are mounted on the same substrate (Please see Fig. 3 and 4 for detail). The grounds of rejection reference Fig 3 and 4. A more detailed blown up view of the elements are also show in Figure 30 which better illustrates the wiring and interaction of each element to each other wherein "the optical device [4109 and 4106] and the input/output IC [4102] are flip-chip mounted on a surface [4105 and 4103] of the transparent base material [4108 and 4107] substantially aligned with the light couple means [4104]". Further newly amended limitations wherein the optical device and IC flip-chip mounted on a surface of the transparent material substantially aligned with the light couple means is also disclosed in Figure 30 to the prior art of Uchida.

However, Uchida does not teach the light emitting device is <u>mounted</u> on the transparent base material. It would have been obvious to one having ordinary skill in the art at the time the invention was made to mount the light-emitting device on the transparent base material dependent on the device specification, since it has been held that constructing a formerly integral structure in various elements involves only routine skill in the art. Nerwin V. Erlichman, 168 USPQ 177, 179. Examiner welcomes the applicant to contend to examiner's argument by presenting unexpected result from experimentation that would show the advantage of a mounted light-emitting device as claimed.

Regarding claims 5-9, 13-14, and 17-20, Uchida discloses element 1208 is a light emitting device which converts an electric signal into an optical signal and outputs it (1211), and

the input/output IC comprises a driver IC which outputs an electric signal to the optical device (col. 12, lines 39-42). Incorporated within the module is a light receiving device, which converts an optical signal into an electric signal (1203), and the input/output IC comprises an electric amplifier IC that amplifies an electric signal from the light-receiving device (col. 3, lines 34-36). Uchida further discloses the transparent base material comprises a transparent plate transmitting a light and the transparent plate (1205, 1206, 1207) comprises a material having high permeability to a wavelength of the optical device. The transparent base material comprises a flexible sheet transmitting a light, and the flexible sheet comprises a material having highpermeability to a wavelength of the optical device (col. 3, lines 60-62). The optical device is further positioned directly under the light inputting/outputting portion (Fig. 7, '1706' '1780'). Applicant has not defined the scope of the material having "high permeability to a wavelength of the optical device" thus Uchida references reads upon the limitation since light is traveling through layer 1206, therefore, Uchida flexible transparent substrate has a high permeability to a wavelength of the optical device. Uchida teaches the means for light coupling are the embedded optical devices 1203 and 1208 that is integrally formed with the transparent base material.

Regarding claim 9, notice in Fig. 4 that the light receiver and light transmitter also acts as an axis converter wherein the light axis is changed and referenced by the directionality of the arrows (1203, 1208).

Regarding claim 18, the light inputting/outputting portion comprises a convex lens formed on the transparent base material is shown in Fig. 4. Examiner considers the spherical lens protruding above the substrate (1104) to be the convex lens. And elements 1203 and 1208 optical receiver/transmitter are coupling units; coupling light into or out of the unit as obviated by the

Application/Control Number: 10/511,630

Art Unit: 2883

aforementioned terms (1210, 1211).

Claims 10-11, and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Uchida. Uchida discloses the invention of claim 1; however Uchida does not discloses the device and the input/output IC comprise an interpose which comprises a holder, a heat spreader, the transparent base material is fixed to a holding frame within which electric wiring is incorporated, and the optical device is sealed to the transparent base material devoid of an air gap.

Verdiell discloses an optoelectronic assembly which comprises of an interpose which further comprises a holder (fig. 1; '20'), a heat spreader (20) Verdiell calls '20' a raised platform (Para [00207]). Examiner also considers this "raised platform" as a holding frame within which electric wiring is incorporated (Para [0027]). Furthermore, Verdiell discusses a key property of the optoelectronic package is hermetic, wherein the components within the housing is filled through vias such that the sealed package is devoid of air gap (Para [0033]-[0037]).

Since Uchida and Verdiell are both from the same field of endeavor, the purpose disclosed by Verdiell would have been recognized in the pertinent art of Uchida.

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to recognize the teaching of Verdiell of packaging the optoelectronic device for enduser handling and installation. The motivation for incorporating Verdiell teaching to Uchida's optoelectronic device is to encompass electrical and optical component of the a module within an encasing housing that prevents the electrical components from being damaged by environmental exposure.

Regarding claim 24, Uchida teaches the device of Claim1, wherein the light coupling means improves light coupling efficiency. The examiner consider this to be a functional require

of which is perform by the coupling means [4104]. Since this structure is capable of coupling light therefore the coupling efficiency between the IC and optical waveguide are enhance by this structure.

## Response to Arguments

Applicant's arguments filed 11/13/2007 have been fully considered but they are not persuasive.

In this instant the applicant argues that the prior art to Uchida does not teach "the optical device and the input/output IC are flip-chip mounted on a surface of the transparent base material substantially aligned with the light couple means". The examiner respectfully disagrees for the following reason(s):

The grounds of rejection reference Fig 3 and 4. A more detailed blown up view of the elements are also show in Figure 30 which better illustrates the wiring and interaction of each element to each other wherein "the optical device [4109 and 4106] and the input/output IC [4102] are flip-chip mounted on a surface [4105 and 4103] of the transparent base material [4108 and 4107] substantially aligned with the light couple means [4104]". Further newly amended limitations wherein the optical device and IC flip-chip mounted on a surface of the transparent material substantially aligned with the light couple means is also disclosed in Figure 30 to the prior art of Uchida.

For the reason above the grounds of rejection are maintained.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERIN D. CHIEM whose telephone number is (571)272-3102. The examiner can normally be reached on Monday - Thursday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Frank G. Font can be reached on (571) 272-2415. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Erin D Chiem/

Examiner, Art Unit 2883

Frank G. Font
Supervisory Patent Examiner
Technology Center 2800

Frank & Fort